• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Dual-port MIPI D-PHY SerDes delivers 20-Gbps bandwidth

A SerDes chipset from EverProX, under its Silicon Line brand, aggregates two simultaneous MIPI D-PHY camera streams, each at up to 10 Gbps, over serialized links. As the first entry in the Silicon Line MIPI Serial Data Link (MSDL) family, the MSDL 20G dual-port chipset extends MIPI D-PHY connectivity to tens of meters.

Comprising the SL8582x serializer and SL8581x deserializer, the chipset overcomes the bandwidth, EMI, and reach limitations of conventional MIPI D-PHY while consuming less than 100 mW per link. It enables low-power connectivity between high-resolution cameras, displays, and processors.

The MSDL 20G supports up to two simultaneous single- or stereo-camera transmissions over one or two serialized links. Integrated VCSEL drivers and a transimpedance amplifier (TIA) enable optical links over tens of meters, while differential copper links can extend up to 2 meters. Typical power consumption is 71 mW per optical link and 87 mW per electrical link, excluding the integrated sideband SerDes.

The MSDL 20G (SL8582x/SL8581x) is sampling now to early-access customers in bare-die or 4×4-mm µBGA-78 packages. Evaluation kits are available now for link validation.

Silicon Line

The post Dual-port MIPI D-PHY SerDes delivers 20-Gbps bandwidth appeared first on EDN.

9 September 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-09-09 21:13:302026-09-09 21:13:30Dual-port MIPI D-PHY SerDes delivers 20-Gbps bandwidth

Latest news

  • Measurement bandwidth9 October 2026 - 13:56
  • Practical design for a multi-output flyback converter with improved cross-regulation9 October 2026 - 08:50
  • The multi-gig Ethernet migration: Motivations and implementations8 October 2026 - 13:29
  • GaN FET meets megawatt-scale demands7 October 2026 - 20:15
  • FPGA IP accelerates deterministic networking7 October 2026 - 20:15
  • Microphone array advances acoustic detection7 October 2026 - 20:15
  • Quad beamformer simplifies X-band radar design7 October 2026 - 20:15
  • Global-shutter sensor raises pixel density7 October 2026 - 20:15
  • An unbuttoned circuit for setting digital pots7 October 2026 - 13:10
  • Training and inference: Two faces of AI compute7 October 2026 - 11:08
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: AOS boosts power density with 600-V MOSFETs Link to: AOS boosts power density with 600-V MOSFETs AOS boosts power density with 600-V MOSFETs Link to: Marelli, Microchip extend ASA-ML to displays Link to: Marelli, Microchip extend ASA-ML to displays Marelli, Microchip extend ASA-ML to displays
Scroll to top Scroll to top Scroll to top