• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

GaN FET meets megawatt-scale demands

Renesas is sampling what it says is the industry’s first 650-V GaN FET with dual-side cooling for high-density power conversion in 800-V HVDC AI data centers. The TP65H020G4PLSGBD also has a 20-mΩ on-resistance that Renesas says is among the lowest in its class.

Unlike conventional top-side-cooled packages, the TP65H020G4PLSGBD dissipates heat from both the top and bottom, lowering top-side thermal impedance by 10%. Further, its 8×8-mm PQFN package reduces footprint by 57% compared with the 10×15-mm TOLT package. These features enable higher power density in space-constrained megawatt racks.

The D-mode FET is built on the Gen IV Plus GaN architecture for systems operating at up to 700 V. It targets the 800-V DC/DC intermediate-bus converter stage, which steps down to 48 V, 12 V, or 6 V, as well as the battery-backup and capacitor-bank stages of the sidecar power rack. The device can be driven with a standard silicon gate driver and is pin-to-pin compatible with E-mode GaN devices. Its higher threshold voltage of 4 V typical provides improved noise immunity.

Mass production of the TP65H020G4PLSGBD is planned for mid-2027.

TP65H020G4PLSGBD product page

Renesas Electronics 

The post GaN FET meets megawatt-scale demands appeared first on EDN.

7 October 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-10-07 20:15:462026-10-07 20:15:46GaN FET meets megawatt-scale demands

Latest news

  • Discerning and coding: the exponential equation process30 October 2026 - 12:47
  • AI can design the chip, manufacturing it is harder30 October 2026 - 03:31
  • Cloud to edge AI: If and when, to what degree, and how and why29 October 2026 - 12:21
  • Amazon, Apple and Microsoft: New mobile computing platforms take off28 October 2026 - 20:22
  • Industrial MCUs pair 600-MHz cores with MRAM28 October 2026 - 19:21
  • Camera kit simplifies multi-camera AI development28 October 2026 - 19:21
  • Hall switch adds diagnostics for automotive safety28 October 2026 - 19:21
  • Motion sensor combo ICs target vehicle dynamics28 October 2026 - 19:21
  • Analog in-memory computing advances to 12 nm28 October 2026 - 19:21
  • An equation-driven guide to designing a CrM/DCM boost PFC28 October 2026 - 16:19
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: FPGA IP accelerates deterministic networking Link to: FPGA IP accelerates deterministic networking FPGA IP accelerates deterministic networking Link to: The multi-gig Ethernet migration: Motivations and implementations Link to: The multi-gig Ethernet migration: Motivations and implementations The multi-gig Ethernet migration: Motivations and implementations
Scroll to top Scroll to top Scroll to top