• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Spring
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

How to control a qubit? With a quantum error correction stack

There are many challenges to build a useful quantum computer. The core issue is that the quantum bits—qubits—that run the quantum calculations are incredibly unreliable, breaking down when they encounter the slightest environmental noise, causing errors.

It’s a complex, multi-disciplinary challenge and one that’s vital to tackle if we ever want to scale quantum computers to the point where they can do something useful for society. It’s also a fascinating problem to work on; it may surprise you to know that we rely on many classical engineering skills to build our quantum control systems.

Classical hardware design verification is one of the tools to ensure that we build the system right. Design verification is where you prove or test that the system meets its specifications. In other words, given the input, you get the output you expected.

Needless to say, without design verification, we cannot ensure that we’re controlling the qubits in the right way. It’s a necessary tool to ensure that we are building the right quantum error correction stack for hardware companies. It’s the tool that will ensure that we are engineering tomorrow’s fault-tolerant systems.

In a paper published at this year’s DVCon Europe in Munich, and made available on arXiv, Riverlane explains how classical device verification techniques are used to verify the control system: Deltaflow.Control.

The quantum error correction stack will verify the control system in quantum computers. Source: Riverlane

Riverlane is building a quantum error correction stack to help correct qubit errors. The effort encompasses building a scalable control and calibration system to reduce errors and create reliable qubits.

Next-generation control system

Going back to other industries and to previous endeavors, many of the components used in such control systems have been built before. These include:

Radio frequency (RF) signal generation (currently used across 5G networks)
Distributed computing (used for large-scale networks such as the Internet)
Real-time systems (a vital component in industrial control, autonomous vehicles and aerospace/defense applications

But what we have never done is to build a system where all these components must work together at the same time and place. This is exactly the challenge that we face when building a quantum control system.

The quantum error correction stack requires an entirely new system architecture to be designed and built—one that is scalable as qubit numbers increase. That’s a huge undertaking, and the new arXiv paper focuses on the classical hardware verification methodologies that we need to verify the Deltaflow.Control system as we move from our current Control System (called DC1, which is capable of controlling tens of qubits) to the next generation system DC2.

The paper describes how the new DC2 system balances tight power, memory, and latency constraints to create control signals that enable high-precision manipulation of the amplitude, frequency and phase of the waveforms. The more accurately we can manipulate these parameters, the better we can control the quantum state.

DC2 is a system architecture for a distributed system that offers compute at different levels of the quantum error correction stack. It enables developers to integrate their systems at the appropriate levels. Moreover, DC2 is portable across different quantum hardware types.

When it comes to verifying DC2, we use all the classical verification techniques that we have in our armour: universal verification methodology (UVM), SystemC modeling environments, golden model-based verification, formal verification, and in-lab testing.

In the paper, we also describe how we use more modern “shift left” agile software approaches such as a continuous integration to do “full stack” testing.

Samin Ishtiaq is head of software at Riverlane, a quantum computing company based in Cambridge, UK.

Related Content

Quantum Computers Explained
The Basics Of Quantum Computing
A New Chip For Quantum Computing
Fully Integrated Quantum Processing Units
Exploring the Frontiers of Quantum Computing
Control chip preps for cryo temperatures in quantum computers
<!–

VIDEO AD

–><!–

div-gpt-ad-inread

–>

<!–
googletag.cmd.push(function() { googletag.display(‘div-gpt-ad-native’); });
–>

The post How to control a qubit? With a quantum error correction stack appeared first on EDN.

15 December 2023
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 2023-12-15 13:47:332023-12-15 13:47:33How to control a qubit? With a quantum error correction stack

Latest news

  • Secrets of Oscilloscope Time Measurements14 August 2026 - 13:44
  • Radon: Level detection, risk determination, and as-needed mitigation13 August 2026 - 13:16
  • TI a first mover in CAN XL transceivers13 August 2026 - 10:13
  • Four-channel USB-UART IC boosts server management13 August 2026 - 05:08
  • eFuse speeds overcurrent detection13 August 2026 - 05:08
  • Memory platform tackles AI bottlenecks13 August 2026 - 05:08
  • 6.5-kV SiC MOSFET reaches 8-kV blocking13 August 2026 - 05:08
  • Made by Google 2026: This limited silicon-supply situation really sucks13 August 2026 - 05:08
  • Cheap and cheerful LMC555 RC PWM pulse generator12 August 2026 - 13:56
  • Record high wafer shipments. Can fabs keep pace?12 August 2026 - 07:51
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Power modules benefit from press-fit terminals Link to: Power modules benefit from press-fit terminals Power modules benefit from press-fit terminals Link to: Application of machine learning in power management systems Link to: Application of machine learning in power management systems Application of machine learning in power management systems
Scroll to top Scroll to top Scroll to top