• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Co-packaged optics enables AI data center scale-up

AIchip Technologies and Ayar Labs unveiled a co-packaged optics (CPO) solution for multi-rack AI clusters, providing extended reach, low latency, and high radix. The joint development tackles AI infrastructure data-movement bottlenecks by replacing copper interconnects with CPO in large-scale accelerator deployments.

The offering integrates Ayar’s TeraPHY optical engines with AIchip’s advanced packaging on a common substrate, bringing optical I/O directly to the AI accelerator interface. This enables over 100 Tbps of scale-up bandwidth per accelerator and supports more than 256 optical scale-up ports per device. TeraPHY is also protocol agnostic, allowing flexible integration with customer-designed chiplets and fabrics.

The co-packaged solution scales multi-rack networks without the power and latency penalties of pluggable optics by shortening electrical traces and placing optical I/O close to the compute core. With UCIe support and flexible protocol endpoints at the package boundary, it integrates alongside compute tiles, memory, and accelerators while maintaining performance, signal integrity, and thermal requirements.

Both companies are working with select customers to integrate co-packaged optics into next-generation AI accelerators and scale-up switches. They will provide collateral, reference architectures, and build options to qualified design teams.

Ayar Labs 

The post Co-packaged optics enables AI data center scale-up appeared first on EDN.

2 October 2025
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2025-10-02 20:16:002025-10-02 20:16:00Co-packaged optics enables AI data center scale-up

Latest news

  • Measurement bandwidth9 October 2026 - 13:56
  • Practical design for a multi-output flyback converter with improved cross-regulation9 October 2026 - 08:50
  • The multi-gig Ethernet migration: Motivations and implementations8 October 2026 - 13:29
  • GaN FET meets megawatt-scale demands7 October 2026 - 20:15
  • FPGA IP accelerates deterministic networking7 October 2026 - 20:15
  • Microphone array advances acoustic detection7 October 2026 - 20:15
  • Quad beamformer simplifies X-band radar design7 October 2026 - 20:15
  • Global-shutter sensor raises pixel density7 October 2026 - 20:15
  • An unbuttoned circuit for setting digital pots7 October 2026 - 13:10
  • Training and inference: Two faces of AI compute7 October 2026 - 11:08
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: DMD powers high-resolution lithography Link to: DMD powers high-resolution lithography DMD powers high-resolution lithography Link to: Platform speeds AI from prototype to production Link to: Platform speeds AI from prototype to production Platform speeds AI from prototype to production
Scroll to top Scroll to top Scroll to top