• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

JEDEC crafts base standard for CXL memory modules

JEDEC has published the JESD317: Compute Express Link (CXL) Memory Module Base Standard to simplify system design and ease device specification. JESD317 defines the specifications for interface parameters, signaling protocols, environmental requirements, packaging, and other features as reference for specific target implementations of CXL-attached memory modules.

The JESD317 base standard leverages established industry-standard specifications, including the Storage Networking Industry Association’s EDSFF, as well as PCIe and CXL. According to JEDEC, it enables system providers to accommodate certain known devices, while leaving room for innovation. The base standard also supports system device slots designed to be compatible with both CXL-attached memory modules and conventional PCIe-attached NVMe drives.

The JESD317 document is available for free download here. Registration is required.

JEDEC

Find more datasheets on products like this one at Datasheets.com, searchable by category, part #, description, manufacturer, and more.

<!–
googletag.cmd.push(function() { googletag.display(‘div-gpt-ad-native’); });
–>

The post JEDEC crafts base standard for CXL memory modules appeared first on EDN.

8 August 2023
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 2023-08-08 13:35:292023-08-08 13:35:29JEDEC crafts base standard for CXL memory modules

Latest news

  • Component and layout rules for USB-C, PD, and CMTI10 August 2026 - 07:53
  • Bear on a power pole7 August 2026 - 13:46
  • Why software-defined systems require a dynamic data layer7 August 2026 - 10:42
  • Paper-based passives show impact of re-thinking substrate6 August 2026 - 16:22
  • Drone bans harm customers and don’t actually close the door6 August 2026 - 13:20
  • BMICs enable scalable battery monitoring6 August 2026 - 04:16
  • DDR5 MRDIMM chipset boosts server bandwidth6 August 2026 - 04:16
  • MCUs streamline single-motor control6 August 2026 - 04:16
  • MRDIMM enables higher DDR5 bandwidth6 August 2026 - 04:16
  • CXL controller scales server memory6 August 2026 - 04:16
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Near-field flash LiDAR caters to diverse applications Link to: Near-field flash LiDAR caters to diverse applications Near-field flash LiDAR caters to diverse applications Link to: RGB device transforms dynamic in-vehicle lighting Link to: RGB device transforms dynamic in-vehicle lighting RGB device transforms dynamic in-vehicle lighting
Scroll to top Scroll to top Scroll to top