• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

EDA tool tackles 3D IC design challenges

GENIO EVO, an integrated chiplet/package EDA tool from MZ Technologies, addresses thermal and mechanical stress in the pre-layout stage of 3D IC design. Set to be demonstrated at this month’s Chiplet Summit, GENIO EVO is the second generation of MZ’s flagship GENIO cross-fabric platform for system design. Like its predecessor, GENIO EVO enables co-design of chiplets, dies, silicon interposers, packages, and surrounding PCBs to meet area, power, and performance targets.

GENIO EVO integrates seamlessly with existing commercial implementation platforms or custom EDA flows through plugins. Operating at the architectural level, it provides optimal system choices for 2.5D or 3D multi-die designs. A new user interface supports a cross-hierarchical, 3D-aware design methodology that streamlines the system design process. By integrating IC and advanced packaging design, it ensures full system-level optimization, shorter design cycles, faster time-to-manufacturing, and improved yields.

The platform identifies and analyzes thermal and mechanical failures. It supports architectural exploration and what-if analysis in the early design stages to improve implementation predictability. By planning and managing high-pin-count interconnects in complex multi-fabric designs, it anticipates and avoids downstream thermal and mechanical issues.

GENIO EVO is available for immediate licensing. For more information, click the link below.

MZ Technologies

Find more datasheets on products like this one at Datasheets.com, searchable by category, part #, description, manufacturer, and more.

<!–
googletag.cmd.push(function() { googletag.display(‘div-gpt-ad-native’); });
–>

The post EDA tool tackles 3D IC design challenges appeared first on EDN.

16 January 2025
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 2025-01-16 18:58:372025-01-16 18:58:37EDA tool tackles 3D IC design challenges

Latest news

  • AI can design the chip, manufacturing it is harder30 October 2026 - 03:31
  • Cloud to edge AI: If and when, to what degree, and how and why29 October 2026 - 12:21
  • Amazon, Apple and Microsoft: New mobile computing platforms take off28 October 2026 - 20:22
  • Industrial MCUs pair 600-MHz cores with MRAM28 October 2026 - 19:21
  • Camera kit simplifies multi-camera AI development28 October 2026 - 19:21
  • Hall switch adds diagnostics for automotive safety28 October 2026 - 19:21
  • Motion sensor combo ICs target vehicle dynamics28 October 2026 - 19:21
  • Analog in-memory computing advances to 12 nm28 October 2026 - 19:21
  • An equation-driven guide to designing a CrM/DCM boost PFC28 October 2026 - 16:19
  • Adding open-load fault detection to the DRV103 PWM driver28 October 2026 - 12:17
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Murata introduces ultra-small chip inductor Link to: Murata introduces ultra-small chip inductor Murata introduces ultra-small chip inductor Link to: Nvidia, TSMC, and advanced packaging realignment in 2025 Link to: Nvidia, TSMC, and advanced packaging realignment in 2025 Nvidia, TSMC, and advanced packaging realignment in 2025
Scroll to top Scroll to top Scroll to top