• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Caliptra-enabled hardware security solution eyes AI SoCs

A production-ready root-of-trust and security orchestration solution provides dedicated hardware-level security for mission-critical data center and AI system-on-chips (SoCs). This enterprise-grade solution also accelerates design deployment with a complete hardware and software integration framework that includes dedicated drivers, APIs, and system-level security applications.

Rambus’ CryptoManager Root of Trust provides dedicated hardware-level security in an SoC design by combining a secure RISC-V processor, protected memory, secure key and data storage, cryptographic accelerators, and secure interfaces.

CryptoManager operates alongside an unmodified open-source Caliptra Project core, mediating interactions between the Caliptra Project core, the host processor, and other SoC components. This ensures security-sensitive operations remain within a protected boundary while extending trust across the wider platform.

CryptoManager’s root-of-trust and security orchestration are interoperable with Caliptra, an open-source security framework for silicon root of trust designed for integration into data center-class SoCs. Originally an Open Compute Project (OCP) initiative, it’s currently developed within the CHIPS Alliance.

Caliptra combines hardware, firmware, and specifications to provide a common foundation for device identity, measured boot, and attestation across CPUs, GPUs, AI accelerators, DPUs, networking devices, and other infrastructure components.

“As the Caliptra ecosystem gains momentum, organizations need a practical path to deploy scalable and supportable security solutions in demanding production environments,” said Simon Blake-Wilson, senior VP and GM of silicon IP at Rambus. “CryptoManager Root of Trust supporting the Caliptra specification provides the hardware, software, advanced protections and commercial support needed to accelerate deployment of differentiated enterprise-grade security that is interoperable with the Caliptra framework.”

CryptoManager Root of Trust combines enterprise-grade security with simplified integration and certification readiness for data center and AI SoCs. Source: Rambus

CryptoManager supports classical, post-quantum, and regional cryptographic algorithms. It also provides advanced protections against side-channel and fault-injection attacks, as well as certification support for security standards such as FIPS 140-3 and SESIP.

Furthermore, CryptoManager employs specialized drivers and security applications to offer platform-level awareness, enabling security monitoring, policy enforcement, secure lifecycle management, and coordinated protection of critical system resources.

This platform-wide security awareness, combined with proven side-channel and fault-injection protections, facilitates cryptographic agility for a low-risk path to volume implementations of highly secure data center and AI semiconductor devices.

Related Content

  • When AI Meets Hardware Security
  • IoT security: Challenges and solutions
  • Hardware Root of Trust Essential for AI Chip Integrity
  • Hardware security verification must go beyond functional testing
  • Hardware Security Requirements for Embedded Encryption Key Storage

The post Caliptra-enabled hardware security solution eyes AI SoCs appeared first on EDN.

15 September 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-09-15 10:00:212026-09-15 10:00:21Caliptra-enabled hardware security solution eyes AI SoCs

Latest news

  • GaN FET meets megawatt-scale demands7 October 2026 - 20:15
  • FPGA IP accelerates deterministic networking7 October 2026 - 20:15
  • Microphone array advances acoustic detection7 October 2026 - 20:15
  • Quad beamformer simplifies X-band radar design7 October 2026 - 20:15
  • Global-shutter sensor raises pixel density7 October 2026 - 20:15
  • An unbuttoned circuit for setting digital pots7 October 2026 - 13:10
  • Training and inference: Two faces of AI compute7 October 2026 - 11:08
  • Reducing I/O requirements for optical detection6 October 2026 - 13:47
  • Continuity testing in semiconductor ATE: Fundamentals and test methods6 October 2026 - 08:43
  • An Apple-plus-Google adapter that’s AI in name only (sigh)5 October 2026 - 13:52
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Radon sensor embeds sizeable alpha particle detector Link to: Radon sensor embeds sizeable alpha particle detector Radon sensor embeds sizeable alpha particle detector Link to: DAC implementations: The spread-bit PWM strikes back Link to: DAC implementations: The spread-bit PWM strikes back DAC implementations: The spread-bit PWM strikes back
Scroll to top Scroll to top Scroll to top