AI agent automates PPA-driven RTL generation
Cadence has added an agent for RTL generation to its ChipStack AI Super Agent platform for front-end silicon design and verification. The new agent extends ChipStack’s autonomous verification and debugging capabilities to PPA-driven spec-to-RTL generation, RTL analysis, and refinement—all from natural language prompts.
In early evaluations, the RTL Generation Agent delivers an average 24% reduction in area and 18% reduction in power versus pure foundation-model code generation, while producing 100% functionally accurate RTL. In addition to RTL creation, existing RTL can be updated based on new requirements. The upgrade flow applies AI automation to RTL revision, enabling customers to adapt legacy RTL to new architecture requirements, PPA targets, and functional requirements.
Early collaborations with Honda R&D demonstrate the use of these AI capabilities for PPA and productivity improvements on next-generation SoCs. Honda is evaluating the RTL Generation Agent on advanced automotive SoCs, where safety-critical requirements and tight power and cost constraints demand highly optimized RTL.
The expanded ChipStack AI Super Agent is expected to become available to select early-access customers in the fourth quarter of 2026.
The post AI agent automates PPA-driven RTL generation appeared first on EDN.
