• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Samsung leads with HBM4 DRAM performance

Samsung has begun mass production and commercial shipments of its HBM4 DRAM, marking what it describes as an industry first. Built on Samsung’s 6th-generation 10-nm-class DRAM process with a 4-nm logic base die, this high-bandwidth memory is optimized for performance, reliability, and energy efficiency in AI, HPC, and datacenter applications.

Samsung’s HBM4 delivers a consistent transfer speed of 11.7 Gbps — roughly 46% faster than the 8-Gbps industry standard and a 1.22× improvement over the 9.6-Gbps maximum of HBM3E. Memory bandwidth per single stack reaches up to 3.3 TB/s, a 2.7× increase over HBM3E. Current 12-layer stacking enables capacities from 24 GB to 36 GB, with future 16-layer stacks projected to expand offerings up to 48 GB.

To handle the doubled data I/Os from 1024 to 2048 pins, advanced low-power techniques were applied to the core die. Samsung’s HBM4 improves power efficiency by 40% via low-voltage TSVs and optimized power distribution, offers 10% better thermal resistance, and increases heat dissipation by 30% over HBM3E, ensuring reliable high-performance operation.

For more details on this announcement, see Samsung’s press release. Explore the broader HBM portfolio here.

Samsung Semiconductor 

The post Samsung leads with HBM4 DRAM performance appeared first on EDN.

19 February 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-02-19 17:09:182026-02-19 17:09:18Samsung leads with HBM4 DRAM performance

Latest news

  • Bear on a power pole7 August 2026 - 13:46
  • Why software-defined systems require a dynamic data layer7 August 2026 - 10:42
  • Paper-based passives show impact of re-thinking substrate6 August 2026 - 16:22
  • Drone bans harm customers and don’t actually close the door6 August 2026 - 13:20
  • BMICs enable scalable battery monitoring6 August 2026 - 04:16
  • DDR5 MRDIMM chipset boosts server bandwidth6 August 2026 - 04:16
  • MCUs streamline single-motor control6 August 2026 - 04:16
  • MRDIMM enables higher DDR5 bandwidth6 August 2026 - 04:16
  • CXL controller scales server memory6 August 2026 - 04:16
  • Hz to 4-20mA or 0-20mA current source is compatible with grounded loads5 August 2026 - 13:57
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Embedded capacitors improve AI/HPC power delivery Link to: Embedded capacitors improve AI/HPC power delivery Embedded capacitors improve AI/HPC power delivery Link to: Software accelerates 3D interconnect design Link to: Software accelerates 3D interconnect design Software accelerates 3D interconnect design
Scroll to top Scroll to top Scroll to top