• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

DDR5 MRDIMM chipset boosts server bandwidth

Renesas announced its third-generation DDR5 Multiplexed Rank DIMM (MRDIMM) chipset, delivering server-class speeds of up to 16,000 MT/s. The memory interface components, including the RRG5013 multiplexed registering clock driver and the RRG5103 multiplexed data buffer, are designed to meet the high memory bandwidth requirements of AI data centers, cloud infrastructure, and accelerated computing workloads.

Renesas says the Gen 3 MRDIMM chipset achieves 25% higher bandwidth than its second-generation devices while preserving standard DIMM form factors and system compatibility within existing DDR5 infrastructure. Gen 3 also introduces Device Equalization Self-Train Mode (DESTM) Quality Indication Status to improve system visibility and robustness. This feature enables users to fine-tune timing and receiver equalization training to maximize signal margins.

Renesas is working with leading CPU and platform partners to enable MRDIMM Gen 3 adoption in future server platforms. The RRG5013 and RRG5103 are sampling to select customers, including all major DRAM suppliers. Production availability is expected in the second half of 2027.

More information about Renesas’ DDR5 memory interface devices is available on the company’s DDR5 Solutions page.

Renesas Electronics 

The post DDR5 MRDIMM chipset boosts server bandwidth appeared first on EDN.

6 August 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-08-06 04:16:472026-08-06 04:16:47DDR5 MRDIMM chipset boosts server bandwidth

Latest news

  • Bear on a power pole7 August 2026 - 13:46
  • Why software-defined systems require a dynamic data layer7 August 2026 - 10:42
  • Paper-based passives show impact of re-thinking substrate6 August 2026 - 16:22
  • Drone bans harm customers and don’t actually close the door6 August 2026 - 13:20
  • BMICs enable scalable battery monitoring6 August 2026 - 04:16
  • DDR5 MRDIMM chipset boosts server bandwidth6 August 2026 - 04:16
  • MCUs streamline single-motor control6 August 2026 - 04:16
  • MRDIMM enables higher DDR5 bandwidth6 August 2026 - 04:16
  • CXL controller scales server memory6 August 2026 - 04:16
  • Hz to 4-20mA or 0-20mA current source is compatible with grounded loads5 August 2026 - 13:57
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: MCUs streamline single-motor control Link to: MCUs streamline single-motor control MCUs streamline single-motor control Link to: BMICs enable scalable battery monitoring Link to: BMICs enable scalable battery monitoring BMICs enable scalable battery monitoring
Scroll to top Scroll to top Scroll to top