CPU IP processes mixed scalar and vector workloads
The SiFive Performance P570 Gen 3 is a RISC-V out-of-order superscalar vector processor IP designed for scalable performance. SiFive says it delivers a substantial performance improvement over the P550 Gen 1, along with a comprehensive set of mandatory and optional RVA23 profiles.
The IP can serve as the control processor in embedded IoT devices with full networking stacks or as the main applications processor in consumer devices running operating systems such as Android and enterprise-grade Linux. Its vector unit also supports AI model execution and inference on edge devices.
Multicore configurations scale to 16 cores across four clusters with shared L3 and optional L2 cache, a RISC-V-compliant interrupt architecture, and fine-grain power-management control. The P570 supports mandatory RVA23 requirements, including Hypervisor and Vector extensions, along with optional security and management extensions, RISC-V Vector Crypto, and FP16/BF16 capabilities for AI acceleration.
The Performance P570 Gen 3 IP is available now. Visit the product page for configuration and customization details.
The post CPU IP processes mixed scalar and vector workloads appeared first on EDN.
