• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

AV2 decoder joins multi-codec IP family

Allegro DVT’s Pulsar D400 series of multi-format video decoder IP now supports real-time AV2 decoding for advanced SoCs and ASICs. AV2, developed by the Alliance for Open Media, is an open, royalty-free video compression specification designed for next-generation streaming applications. As the successor to AV1, it improves compression efficiency, delivering high-quality video at significantly lower bitrates.

With AV2 capability, the Pulsar D400 series enables streaming applications up to 8K resolution with ultra-low-latency decoding (down to the sub-frame). Its multi-codec architecture supports H.264, HEVC, VVC, VP9, and AV1, while reducing silicon footprint, DDR memory bandwidth requirements, and power consumption.

 Allegro DVT also provides AV2 development and validation tools, including the Sirius AV2 Test Suites and Astralis AV2 Bitstream Analyzer, along with silicon-proven IP and compliance expertise.

Pulsar D400 product page 

Allegro DVT 

The post AV2 decoder joins multi-codec IP family appeared first on EDN.

17 June 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-06-17 20:58:192026-06-17 20:58:19AV2 decoder joins multi-codec IP family

Latest news

  • GaN FET meets megawatt-scale demands7 October 2026 - 20:15
  • FPGA IP accelerates deterministic networking7 October 2026 - 20:15
  • Microphone array advances acoustic detection7 October 2026 - 20:15
  • Quad beamformer simplifies X-band radar design7 October 2026 - 20:15
  • Global-shutter sensor raises pixel density7 October 2026 - 20:15
  • An unbuttoned circuit for setting digital pots7 October 2026 - 13:10
  • Training and inference: Two faces of AI compute7 October 2026 - 11:08
  • Reducing I/O requirements for optical detection6 October 2026 - 13:47
  • Continuity testing in semiconductor ATE: Fundamentals and test methods6 October 2026 - 08:43
  • An Apple-plus-Google adapter that’s AI in name only (sigh)5 October 2026 - 13:52
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Model your IPs and your NoCs Link to: Model your IPs and your NoCs Model your IPs and your NoCs Link to: GaN inverter board drives compact BLDC motors Link to: GaN inverter board drives compact BLDC motors GaN inverter board drives compact BLDC motors
Scroll to top Scroll to top Scroll to top