• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

AV2 decoder joins multi-codec IP family

Allegro DVT’s Pulsar D400 series of multi-format video decoder IP now supports real-time AV2 decoding for advanced SoCs and ASICs. AV2, developed by the Alliance for Open Media, is an open, royalty-free video compression specification designed for next-generation streaming applications. As the successor to AV1, it improves compression efficiency, delivering high-quality video at significantly lower bitrates.

With AV2 capability, the Pulsar D400 series enables streaming applications up to 8K resolution with ultra-low-latency decoding (down to the sub-frame). Its multi-codec architecture supports H.264, HEVC, VVC, VP9, and AV1, while reducing silicon footprint, DDR memory bandwidth requirements, and power consumption.

 Allegro DVT also provides AV2 development and validation tools, including the Sirius AV2 Test Suites and Astralis AV2 Bitstream Analyzer, along with silicon-proven IP and compliance expertise.

Pulsar D400 product page 

Allegro DVT 

The post AV2 decoder joins multi-codec IP family appeared first on EDN.

17 June 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-06-17 20:58:192026-06-17 20:58:19AV2 decoder joins multi-codec IP family

Latest news

  • Radon: Level detection, risk determination, and as-needed mitigation13 August 2026 - 13:16
  • TI a first mover in CAN XL transceivers13 August 2026 - 10:13
  • Four-channel USB-UART IC boosts server management13 August 2026 - 05:08
  • eFuse speeds overcurrent detection13 August 2026 - 05:08
  • Memory platform tackles AI bottlenecks13 August 2026 - 05:08
  • 6.5-kV SiC MOSFET reaches 8-kV blocking13 August 2026 - 05:08
  • Made by Google 2026: This limited silicon-supply situation really sucks13 August 2026 - 05:08
  • Cheap and cheerful LMC555 RC PWM pulse generator12 August 2026 - 13:56
  • Record high wafer shipments. Can fabs keep pace?12 August 2026 - 07:51
  • Analog uncertainty-aware design: How it replaces Monte Carlo with certifiable yield intelligence11 August 2026 - 16:31
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Model your IPs and your NoCs Link to: Model your IPs and your NoCs Model your IPs and your NoCs Link to: GaN inverter board drives compact BLDC motors Link to: GaN inverter board drives compact BLDC motors GaN inverter board drives compact BLDC motors
Scroll to top Scroll to top Scroll to top