• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

China’s chip ambitions and RISC-V’s open-source conundrum

The semiconductor industry-centric tensions between China and the United States have a new front: RISC-V open-source instruction set architecture (ISA). Three U.S. lawmakers are persuading the government to introduce new export rules for using RISC-V-based open-source semiconductor designs.

According to a Reuters article, these lawmakers want to restrict U.S. companies from working on a freely available RISC-V technology widely used in China. Mike Gallagher, chairman of the House select committee on China, has even proposed that any American person or company must require an export license before engaging on RISC-V technology with an entity in China.

Source: Siemens EDA

For a start, that seems the antithesis of RISC-V technology’s global embrace. It’s worth mentioning that RISC-V development is managed by RISC-V International, a neutral organization that has declared the processor architecture as borderless technology. The Switzerland-based nonprofit organization coordinates efforts among for-profit companies to develop the RISC-V technology.

While there have been no comments from RISC-V International, the potential of RISC-V restrictions for companies in China has sparked concerns within the semiconductor industry circles. Jack Kang, VP of business development at SiFive, a Santa Clara, California-based startup supplying RISC-V processor solutions, said the potential U.S. government restrictions on American companies regarding RISC-V would be a tremendous tragedy.

China’s RISC-V conundrum

China—weighing processor architectures like x86, Arm, MIPS, PowerPC, Alpha, and SPARC for more than a decade—has recently begun to focus on RISC-V technology after several setbacks in building its homegrown chip ecosystem. That’s partly evident from the government funding in RISC-V initiatives. According to local industry reports, China’s top 10 RISC-V startups have raised close to $1.18 billion in funding from venture capital firms.

Then, there are companies like Huawei that consider RISC-V crucial to their chip development endeavors. Around 70 semiconductor outfits in China are members of RISC-V International, trailing behind the EU, which has 87 members, and the United States, which has 77 members. Companies in China are already offering RISC-V processors and boards while eyeing to create full-fledged platforms offering open-source chip designs and EDA tools.

At a time when China is relentlessly maneuvering to build and grow a local semiconductor ecosystem, this new stumbling block could further impact China’s ambitions to develop an indigenous chip industry. On the other hand, this affair to restrict RISC-V technology for companies in China puts its open-source brand and global embrace in a bind.

Related Content

A Big Week for RISC-V
Examining the Top Five Fallacies About RISC-V
Startups Help RISC-V Reshape Computer Architecture
Accelerating RISC-V development with network-on-chip IP
RISC-V venture in Germany to accelerate design ecosystem
<!–

VIDEO AD

–><!–

div-gpt-ad-inread

–>

<!–
googletag.cmd.push(function() { googletag.display(‘div-gpt-ad-native’); });
–>

The post China’s chip ambitions and RISC-V’s open-source conundrum appeared first on EDN.

10 October 2023
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 2023-10-10 16:30:282023-10-10 16:30:28China’s chip ambitions and RISC-V’s open-source conundrum

Latest news

  • Radon: Level detection, risk determination, and as-needed mitigation13 August 2026 - 13:16
  • TI a first mover in CAN XL transceivers13 August 2026 - 10:13
  • Four-channel USB-UART IC boosts server management13 August 2026 - 05:08
  • eFuse speeds overcurrent detection13 August 2026 - 05:08
  • Memory platform tackles AI bottlenecks13 August 2026 - 05:08
  • 6.5-kV SiC MOSFET reaches 8-kV blocking13 August 2026 - 05:08
  • Made by Google 2026: This limited silicon-supply situation really sucks13 August 2026 - 05:08
  • Cheap and cheerful LMC555 RC PWM pulse generator12 August 2026 - 13:56
  • Record high wafer shipments. Can fabs keep pace?12 August 2026 - 07:51
  • Analog uncertainty-aware design: How it replaces Monte Carlo with certifiable yield intelligence11 August 2026 - 16:31
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Arbitrary waveform generator waveform creation using equations Link to: Arbitrary waveform generator waveform creation using equations Arbitrary waveform generator waveform creation using equations Link to: AI: Making the case for analog in-memory computing with DRAM Link to: AI: Making the case for analog in-memory computing with DRAM AI: Making the case for analog in-memory computing with DRAM
Scroll to top Scroll to top Scroll to top