• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Digital pot programming with a twist

This circuit exemplifies the thesis that the 555 is to analog timing what the opamp is to analog “everything else”!

In any contest to see which is easier to manually program, digital potentiometers (dpots) suffer a big handicap when compared to traditional electromechanical pots.

No knob.

But henceforth, maybe that handicap won’t matter so much. This Design Idea implements a variable frequency oscillator circuit that produces dpot up/down steps. It generates step rates from zero to 20 Hz together with a separate up/down step direction signal. Both are controlled by simply (and quickly) twisting one knob on an inexpensive linear potentiometer (e.g. Bournes PTD90 series) a fraction of a turn.

Wow the engineering world with your unique design: Design Ideas Submission Guide

Voila! There’s that long lost and longed for dpot knob at last! See the Figures that follow for how it works.


Figure 1 Current-to-frequency converter U1 generates dpot clock pulses at 20 Hz-0-20 Hz, controlled by the sum of Q1+Q2 collector currents set 0 to 5 µA by R1. A1 sets the up/down step direction.

0 µA = 0 Hz corresponds to R1’s wiper centered at (or near) the midpoint of travel, and 20 Hz to both its clockwise and counterclockwise limits (Figure 1). Comparator A1 sets the dpot step direction to UP if R1’s wiper is clockwise of midpoint, DOWN for counterclockwise (Figure 2).

Q1 sources the majority of current to U1 for UP steps, and Q2 takes over for DOWN. The Vpp amplitude of the sawtooth waveform on C1 is set by the R7/R8 and 555 internal dividers to ~250 mV.


Figure 2 This graph shows the dpot step rate and direction as a function of R1.

R1’s rest position is (anywhere near) midpoint where step rate = 0. Programming a new setpoint is done by the following steps.

  1. Turning R1 in the desired direction until stepping begins at a rate appropriate to the size of the intended setpoint change.
  2. Then gradually slowing the step rate to dead stop by returning R1 to midpoint as the new setpoint is approached.

Done. 

With a “bit” of practice, a U2 setpoint change of 127 steps (maximum for the 7-bit resolution AD5220) can be accurately completed in less than 10 seconds. And if you feel the need for speed beyond that, there’s nothing easier. Just back off on C1. Max step rate = 20Hz/C1 for C1 in µF.

Stephen Woodward‘s relationship with EDN’s DI column goes back quite a long way. Over 200 submissions have been accepted since his first contribution back in 1974.  They have included best Design Idea of the year in 1974 and 2001.

Related Content

  • DPOT push up/down
  • Finger-friendly DPOT pushbuttons do ups, downs, and dittos
  • Digital potentiometer simulates log taper to accurately set gain
  • Push to increase, decrease a digital potentiometer
  • Synthesize precision bipolar Dpot rheostats

 

The post Digital pot programming with a twist appeared first on EDN.

16 September 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-09-16 13:24:412026-09-16 13:24:41Digital pot programming with a twist

Latest news

  • Digital pot programming with a twist16 September 2026 - 13:24
  • A design path to success exists for ultra-low-voltage SoCs15 September 2026 - 15:01
  • DAC implementations: The spread-bit PWM strikes back15 September 2026 - 14:01
  • Caliptra-enabled hardware security solution eyes AI SoCs15 September 2026 - 10:00
  • Radon sensor embeds sizeable alpha particle detector14 September 2026 - 13:42
  • Beyond the port: Fundamentals of passive radiators14 September 2026 - 09:40
  • Electron beam energy11 September 2026 - 13:40
  • You just Inherited a Simulink model you have never seen before. Now what?11 September 2026 - 11:38
  • Debugging intermittent Comcast, part 4: Broadband diagnostics10 September 2026 - 13:22
  • The Microsoft-reminiscent iPhone Duo: How much customer holding-and-folding is necessary to keep Apple from folding on the experiment?10 September 2026 - 02:16
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: A design path to success exists for ultra-low-voltage SoCs Link to: A design path to success exists for ultra-low-voltage SoCs A design path to success exists for ultra-low-voltage SoCs
Scroll to top Scroll to top Scroll to top