• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

A closer look at Huawei’s chip design workaround without EUV

Huawei’s new chip design and how it aims to bypass Moore’s Law amid a lack of access to the latest EUV lithography is now the talk of the tech town. At the heart of this semiconductor breakthrough is 3D stacking—which Huawei calls LogicFolding—alongside aggressive use of hybrid bonding technology. Huawei’s He Tingbo recently presented details of this 1.4 nm chip—to be released in 2031—at an industry event in Shanghai, China.

Read the full story at EDN’s sister publication, EE Times.

The post A closer look at Huawei’s chip design workaround without EUV appeared first on EDN.

27 May 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-05-27 15:40:432026-05-27 15:40:43A closer look at Huawei’s chip design workaround without EUV

Latest news

  • When trusting your tools is the wisest way6 November 2026 - 13:00
  • Five trends driving the chip industry in 20276 November 2026 - 12:00
  • A belated Google Pixel Watch update: In retrospect, why’d I wait?5 November 2026 - 13:42
  • Physical AI in action at OktoberTech Silicon Valley 20265 November 2026 - 13:42
  • MCUs drive smart appliance control4 November 2026 - 21:32
  • Murata shrinks RF test connector footprint4 November 2026 - 21:32
  • SiC MOSFETs cut switching losses and resistance4 November 2026 - 21:32
  • Handheld enclosures gain IP65 protection4 November 2026 - 21:32
  • Wi-Fi SoCs pair low power with edge AI4 November 2026 - 21:32
  • Significantly simpler square wave circuits for frequency division by even numbers4 November 2026 - 13:25
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: ~0.1% resolution capacitive position sensor Link to: ~0.1% resolution capacitive position sensor ~0.1% resolution capacitive position sensor Link to: Entry-level MCUs ease system control Link to: Entry-level MCUs ease system control Entry-level MCUs ease system control
Scroll to top Scroll to top Scroll to top