• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Vertical power platform cuts AI thermal bottlenecks

Lotus Microsystems’ vStrata vertical power delivery platform targets the electrical, thermal, and mechanical challenges of AI infrastructure. The first module in the vStrata Power Series, the LS0580, is a fully integrated power-system-in-package (PSiP) that places power conversion closer to the load to reduce distribution losses and board complexity. The device has completed tape-out for leading CPU, GPU, and AI accelerator platforms, with engineering samples shipping in Q3 2026.

Built on a silicon-based substrate, vStrata combines power delivery, thermal management, and packaging in a single architecture. Designed for kiloampere-class AI workloads, the platform delivers up to 96% point-of-load efficiency while reducing power losses and thermal constraints. Its low-profile vertical architecture is enabled by silicon PIT technology, supporting ultra-thin designs below 1 mm by placing power directly beneath the processor to shorten electrical paths and improve transient response.

The vStrata platform is compatible with existing power management controllers and reference designs. Lotus is currently evaluating the platform with hyperscale customers and additional partners through an early access program.

vStrata product page

Lotus Microsystems 

The post Vertical power platform cuts AI thermal bottlenecks appeared first on EDN.

10 June 2026
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2026-06-10 19:44:142026-06-10 19:44:14Vertical power platform cuts AI thermal bottlenecks

Latest news

  • When trusting your tools is the wisest way6 November 2026 - 13:00
  • Five trends driving the chip industry in 20276 November 2026 - 12:00
  • A belated Google Pixel Watch update: In retrospect, why’d I wait?5 November 2026 - 13:42
  • Physical AI in action at OktoberTech Silicon Valley 20265 November 2026 - 13:42
  • MCUs drive smart appliance control4 November 2026 - 21:32
  • Murata shrinks RF test connector footprint4 November 2026 - 21:32
  • SiC MOSFETs cut switching losses and resistance4 November 2026 - 21:32
  • Handheld enclosures gain IP65 protection4 November 2026 - 21:32
  • Wi-Fi SoCs pair low power with edge AI4 November 2026 - 21:32
  • Significantly simpler square wave circuits for frequency division by even numbers4 November 2026 - 13:25
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: How fleet learning works under bounded gate authority Link to: How fleet learning works under bounded gate authority How fleet learning works under bounded gate authority Link to: Hall switch streamlines automotive position sensing Link to: Hall switch streamlines automotive position sensing Hall switch streamlines automotive position sensing
Scroll to top Scroll to top Scroll to top