• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

HBM memory and AI processors: Happy together

High-bandwidth memory (HBM) is again in the limelight. At GTC 2025, held in San Jose, California, from 17 to 21 March, SK hynix displayed its 12-high HBM3E devices for artificial intelligence (AI) servers. The Korean memory maker also showcased a model of its 12-high HBM4, currently under development, claiming that it’s now completing the preparatory works for large-scale production of the 12-high HBM4 in the second half of 2025.

Micron, another leading memory supplier, is signaling strong demand for its HBM chips in AI and high-performance computing (HPC) applications. Micron’s chief business officer, Sumit Sadana, told Reuters that all of Micron’s HBM chips are sold out for the calendar year 2025.

Figure 1 HBM is creating a new “near memory” space between cache and main memory. Source: IDTechEx

HBM—essentially a 3D structure of vertically stacked DRAM dies on top of a logic die—relies on advanced packaging technologies like through silicon vias (TSVs) while using a silicon interposer for interconnection with the processor. It’s proving highly suitable in parallel compute environments such as HPC and AI workloads.

That’s because it can handle multiple memory requests simultaneously from various cores in GPUs and AI accelerators to facilitate parallel workload processing. In fact, HBM has become the main venue for overcoming memory bottlenecks in data-intensive HPC and AI workloads. Otherwise, these memory bottlenecks lead to underutilization of AI processors.

What’s also pivotal about HBM devices is their continued development to improve AI accelerator performance. For instance, the current generation HBM3E devices use thermal compression with micro-bumps and underfills to stack DRAM dies. Next, HBM makers like Micron, Samsung and SK hynix are transitioning toward HBM4 devices, which employ advanced packaging technologies such as copper-copper hybrid bonding to increase input/outputs, lower power consumption, improve heat dissipation, and reduce electrode dimensions.

Market research firm IDTechEx’s report “Hardware for HPC, Data Centers, and AI 2025-2035: Technologies, Markets, Forecasts” assesses the key developments and trends in HBM devices serving AI and HPC workloads. It also projects that compared to 2024, the unit sales of HBM are forecast to increase 15-fold by 2035.

Figure 2 The booming AI and HPC hardware is forecast to increase HBM sales 15-fold by 2035. Source: IDTechEx

HBM was a prominent technology highlight in 2024 for its ability to overcome the memory wall for AI processors. With the emergence of HBM4 memory devices, that trend is likely to continue in 2025 and beyond.

Related Content

  • HBM Flourishes, But HMC Lives
  • AI boom and the politics of HBM memory chips
  • Memory Bottlenecks: Overcoming a Common AI Problem
  • HBM memory chips: The unsung hero of the AI revolution
  • High-bandwidth memory (HBM) options for demanding compute

The post HBM memory and AI processors: Happy together appeared first on EDN.

24 March 2025
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2025-03-24 10:18:542025-03-24 10:18:54HBM memory and AI processors: Happy together

Latest news

  • Debugging intermittent Comcast, part 1: Scenario-setting20 August 2026 - 13:25
  • MCUs strengthen security in IoT and control systems19 August 2026 - 22:12
  • Load switch guards automotive power rails19 August 2026 - 22:11
  • Channel emulator adds 6G, Wi-Fi 7/8 testing19 August 2026 - 22:11
  • Class-D amplifier enhances automotive audio performance19 August 2026 - 22:11
  • Smart modules bring Android 16 to IoT designs19 August 2026 - 22:11
  • Single sideband radio meets LMC555 beat frequency oscillator19 August 2026 - 13:06
  • AI silicon: Package becoming system architecture18 August 2026 - 14:26
  • Op-amp LC oscillator uses tank losses for amplitude stabilization18 August 2026 - 13:24
  • Do we still need schematic diagrams for analog circuits?18 August 2026 - 07:19
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Design a feedback loop compensator for a flyback converter in four steps Link to: Design a feedback loop compensator for a flyback converter in four steps Design a feedback loop compensator for a flyback converter in four steps Link to: Google’s Pixel Smartphone Line: Extended and…Distended? Link to: Google’s Pixel Smartphone Line: Extended and…Distended? Google’s Pixel Smartphone Line: Extended and…Distended?
Scroll to top Scroll to top Scroll to top