• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
      • 2026 – Summer
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

Analog frequency doublers 

High school trigonometry combined with four-quadrant multipliers can be exploited to yield sinusoidal frequency doublers. Nothing non-linear is involved, which means no possibly strident filtering requirements.  

Starting with some sinusoidal signal and needing to derive new sinusoidal signals at multiples of the original sinusoidal frequency, a little trigonometry and four-quadrant multipliers can be useful. Consider the following SPICE simulation in Figure 1.

Figure 1 Two analog frequency doublers, A1 + U1 and A2 + U2, in cascade to form a frequency quadruple.

The above sketch shows the pair A1 and U1 configured as a frequency doubler from V1 to V2, and the pair A2 and U2 configured as another frequency doubler from V2 to V3. Together, the two of them form a frequency quadrupler from V1 to V3. With more circuits, you can make an octupler and so on within the bandwidth limits of the active semiconductors, of course.

Frequency doubler operation is based on these trigonometric identities:

sin² (x) = 0.5 * ( 1 – cos (2x) )  and  cos² (x) = 0.5 * ( 1 + cos (2x) )

sin² (x) = 0.5 – 0.5 * cos (2x)   and  cos² (x) = 0.5 + 0.5* cos (2x)

Take your pick, both equations yield a DC offset plus a sinusoid at twice the frequency you started with. Do a DC block as with C1 and R1 above, and you are left with a doubled-frequency sinusoid at half the original amplitude. Follow that up with a times two gain stage, and you have made a sinusoid at twice the original frequency and at the same amplitude with which you started.

This way of doing things takes less stuff than having to do some non-linear process on the input sinusoid to generate a harmonic comb and then having to filter out everything except the one frequency you want.

Although there might actually be some other harmonics at each op-amp output, depending on how non-ideal the multiplier and op-amp might be, this process does not nominally generate other unwanted harmonics. Such harmonics as might incidentally arise won’t require a high-performance filter for their removal.

John Dunn is an electronics consultant, and a graduate of The Polytechnic Institute of Brooklyn (BSEE) and of New York University (MSEE).

Related Content

  • Frequency doubler with 50 percent duty cycle
  • A 50 MHz 50:50-square wave output frequency doubler/quadrupler
  • Frequency doubler operates on triangle wave
  • Fast(er) frequency doubler with square wave output
  • Triangle waves drive simple frequency doubler

The post Analog frequency doublers  appeared first on EDN.

10 October 2025
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 whdsolutions http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png whdsolutions2025-10-10 14:32:032025-10-10 14:32:03Analog frequency doublers 

Latest news

  • RF chips, modules power the way from 5G to 6G1 October 2026 - 15:33
  • Power Tips #157: Reducing conducted EMI in 48V automotive USB Type-C EPR designs1 October 2026 - 13:32
  • How a 650-V GaN device shrinks footprint in space-constrained data center racks1 October 2026 - 12:32
  • Ethernet in automation: Industrial networking entering a new phase1 October 2026 - 08:27
  • Tiny IC packs analog and logic functions30 September 2026 - 20:17
  • SBRFP rectifiers cut losses in automotive systems30 September 2026 - 20:17
  • 160-W power supply withstands harsh conditions30 September 2026 - 20:17
  • AI agents speed silicon-to-system engineering30 September 2026 - 20:17
  • 64-bit soft SoC expands FPGA processing30 September 2026 - 20:17
  • Cesium atomic clocks: The backbone of precise 5G timing30 September 2026 - 15:12
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: Dual-input inductive sensor simplifies design Link to: Dual-input inductive sensor simplifies design Dual-input inductive sensor simplifies design Link to: Intel releases more details about Panther Lake AI processor Link to: Intel releases more details about Panther Lake AI processor Intel releases more details about Panther Lake AI processor
Scroll to top Scroll to top Scroll to top