• Become a member
  • Log In
The Institution of Electronics
  • Home
  • About us
    • Our Objectives
    • Our History
    • Governance of the Institution
  • The Electron Magazine
    • 2024
      • 2024 – Winter
      • 2024 – Spring
      • 2024 – Summer
      • 2024 – Autumn
    • 2025
      • 2025 – Winter
      • 2025 – Spring
      • 2025 – Summer
      • 2025 – Autumn
    • 2026
      • 2026 – Winter
  • Members
    • Membership Grades and Fees
    • Members’ Resources
      • The Electron Newsletter
      • The Archives
  • Education and Projects
    • National Electronics Competition
    • Student Members’ Projects
    • Arkwright Engineering Scholarships
  • News
  • Contact Us
  • Menu Menu
Uncategorised

After TSMC fab in Japan, advanced packaging facility is next

Japan’s efforts to reboot its chip industry are likely to get another boost: an advanced packaging facility set up by TSMC. That seems a logical expansion to TSMC’s $7 billion front-end chip manufacturing fab built in Kumamoto on Japan’s southern island Kyushu.

In other words, a back-end packaging facility will follow the front-end fab to complement the chip manufacturing ecosystem in Japan amid considerations to diversify semiconductor supply chains beyond Taiwan due to geopolitical tensions. Trade media has been abuzz about TSMC setting up an advanced packaging plant and a new Reuters report supports this premise.

Especially when TSMC has already set up an advanced packaging R&D center in Ibaraki prefecture, northeast of Tokyo, in 2021. The demand for advanced semiconductor packaging has surged due to high-end chips serving artificial intelligence (AI) and high-performance computing (HPC) applications. The rise of chiplets has also brought advanced packaging technologies into the limelight.

The above factors call TSMC, the world’s largest semiconductor factory, to plan additional packaging capacity; in fact, it’s already working to set up a new packaging facility in Chiayi, southern Taiwan. However, as TrendForce analyst Joanne Chiao notes, TSMC’s advanced packaging facility in Japan will likely be limited in scale. That’s mainly because most of TSMC’s packaging customers are based in the United States.

Figure 1 TSMC’s advanced packaging technology encompasses front-end 3D stacking techniques such as chip-on-wafer (CoW) and wafer-on-wafer (WoW) as well as back-end packaging technologies like integrated fan-out (InFO) and chip-on-wafer-on-substrate (CoWoS). Source: TSMC

with this new plant, TSMC’s CoWoS packaging technology will be transferred to Japan. It’s a 2.5D wafer-level packaging technology developed by TSMC that allows multiple dies to be integrated on a single substrate, providing higher performance and integration density than traditional packaging technologies. Currently, TSMC’s CoWoS packaging capacity is entirely based in Taiwan.

Figure 2 In CoWoS, multiple silicon dies are integrated on a passive silicon interposer, which acts as a communication layer for the active die on top. Source: TSMC

On TSMC’s part, the packaging facility in Japan will have closer access to the country’s leading semiconductor materials and equipment suppliers and a solid customer base. TSMC will also enjoy the generous subsidies from the Japanese government, which aims to revitalize the local semiconductor industry after losing ground to South Korea and Taiwan.

Finally, as the Reuters report notes, no decision on the scale and timeline of building the advanced packaging facility has been made yet. TSMC also declined to comment on this story. Still, with the construction of the TSMC fab in Kumamoto, industry observers firmly believe that Taiwan’s mega fab will inevitably set up an advanced packaging facility in Japan.

Related Content

TSMC’s Japan Expansion Puts Profit at Risk
NHanced Project Puts U.S. on Advanced-Packaging Map
Heterogeneous Integration and the Evolution of IC Packaging
Understanding the Big Spend on Advanced Packaging Facilities
Advanced IC Packaging: Fundamentals for the ‘More than Moore’ Era

<!–
googletag.cmd.push(function() { googletag.display(‘div-gpt-ad-native’); });
–>

The post After TSMC fab in Japan, advanced packaging facility is next appeared first on EDN.

18 March 2024
http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 0 0 http://institutionofelectronics.ac.uk/wp-content/uploads/2022/12/IOE_LOGO.png 2024-03-18 11:47:082024-03-18 11:47:08After TSMC fab in Japan, advanced packaging facility is next

Latest news

  • Cheap and cheerful LMC555 RC PWM pulse generator12 August 2026 - 13:56
  • Record high wafer shipments. Can fabs keep pace?12 August 2026 - 07:51
  • Analog uncertainty-aware design: How it replaces Monte Carlo with certifiable yield intelligence11 August 2026 - 16:31
  • Automotive low side output switch architecture suitable for 8 to 48 volt buses and beyond11 August 2026 - 13:26
  • Inference 2.0: How enterprise AI is reshaping AI system architectures11 August 2026 - 07:19
  • Dissecting third-party camera batteries, part 2: Swelling10 August 2026 - 14:00
  • Component and layout rules for USB-C, PD, and CMTI10 August 2026 - 07:53
  • Bear on a power pole7 August 2026 - 13:46
  • Why software-defined systems require a dynamic data layer7 August 2026 - 10:42
  • Paper-based passives show impact of re-thinking substrate6 August 2026 - 16:22
IOE LOGO 2

Become a member

click here

Become a member

click here

Become a subscriber

click here

Become a sponsor

click here

© Copyright - The Institution of Electronics | Website by WHD Solutions
  • Link to LinkedIn
  • Link to Facebook
  • Link to X
Link to: AI boom and the politics of HBM memory chips Link to: AI boom and the politics of HBM memory chips AI boom and the politics of HBM memory chips Link to: Single button load switches on the chip 222 Link to: Single button load switches on the chip 222 Single button load switches on the chip 222
Scroll to top Scroll to top Scroll to top